Abstract: A compact low-power current-mode LNA-Mixer with currentreuse architecture used for RF receiving applications is presented. The current-mode mixer reuses the current of the LNA directly to get further minimization on power consumption, complexity and area, making the LNA and the mixer acting as a single circuit. The NF of the LNA is improved by using a capacitive cross-couple structure cooperating with noise suppression inductors. And the single-ended voltage signal is converted to differential current signal so as to improve the common-mode noise rejection ratio. Different from voltage-mode passive mixer, the higher gain compensation and low noise are obtained by switching current mirror method combined with source degradation noise suppression technology. The proposed LNAMixer implemented in 0.18 µm CMOS process can obtain a NF of 3.1 dB, a IP 1-dB of −31.6 dBm, a small core size of 0.39 mm 2 and a power consumption of 8 mW.
Introduction
Modern wireless communication applications, such as portable, wearable and miniaturized equipments, put forward rigorous demands for RF front-end on power consumption, complexity, chip size and dynamic range. Moreover, as an important part of wireless receiver, RF front-end directly affects the signal noise ratio (SNR) and sensitivity of the entire system. Among the techniques proposed to reduce the power consumption of LNAs, current-reuse is an effective method worth adopting. Many studies mentioned in references focus on power consumption reducing and noise improvement, such as current-reuse [1, 2, 3, 4] , gm-boosting [5] and using sub-threshold MOSFETs techniques [6] . However, the LNA and the mixer are two separated circuits, thus there is still room for improvement on power consumption and the chip area.
As to mixers, the noise performance of the active mixer is better than the existing passive mixer, but in price of more power consumption and chip area [3, 6, 7, 8, 9] . Hence, passive mixer is always a valuable choice when considering about linearity, power consumption and chip size. However, the noise contribution to the entire system cannot be neglected since there is no conversion gain for a passive mixer.
To overcome the problems mentioned above, a new topology of current-mode LNA-Mixer architecture is presented in this letter, which has advantages in noise, power consumption and chip size. In the circuit, the mixer reuses the current of the LNA directly to get further minimization on power consumption, complexity and area, making the LNA and the mixer acting as a single circuit. The noise figure of the LNA is improved by using a capacitive cross-couple structure cooperating with noise suppression inductors. And the single-ended voltage signal is converted to differential current signal so as to improve the common-mode noise rejection ratio and integration of the receiving link. In addition, different from conventional voltage-mode circuits, the mixer switch is embedded into the current mirrors to provide gain compensation for the mixed signal. The source degradation noise suppression technology is adopted to further improve noise. So the circuit acquires good linearity and noise performance.
An In-phase/Quadrature (I/Q) RF receiving front-end with the proposed architecture is implemented in 0.18 µm CMOS process, suitable for portable and miniaturized applications with strict requirements on noise, integration level and power consumption, such as ultra high frequency (UHF) high-performance receiver, satellites communication and navigation receiver and so on.
Circuits architecture
The proposed novel LNA-Mixer architecture can be applied to I/Q RF receiving system, shown in Fig. 1 . Signals from antenna are low noise amplified and downconverted by the LNA-Mixer, which improves chip integration.
The LNA is composed of two parts: The first part is a common source structure with the input matching network (including C g , L g , L s1 , M 1 and C gs1 ), and a differential signal conversion structure (including C f , L s2 , M 2 and C gs2 ). The second part is a capacitive cross-coupling structure with noise suppression structure (including C c1 , C c2 , M 3 , M 4 and L add ), used to improve the NF and the linearity of the LNA. The current output signals of the LNA can be sent directly to the mixer.
In addition, the LNA is also provided as an active balun used to turn singleended voltage signal (RF_IN) to differential current signal (I RFþ and I RFÀ ). The chip size is minimized due to the replacement of a traditional passive balun usually occupying a large area. Power gain and common-mode noise rejection ratio are improved by the single-to-differential technique mentioned above.
However, a passive mixer always suffers from high NF on account of no conversion gain in voltage-mode. In order to solve this problem, the proposed current-mode mixer composed of transistors M 5 $M 10 . M 7 $M 10 could amplify the signal power by mirroring the current of M 5 $M 6 , and possesses low voltage swing output in the mean time. It is worth noting that M 5 and M 6 reuse the bias dc-current of the proposed LNA, which leads to further reduce power consumption. Compared with the traditional passive mixers, the technology of current-mode amplification can provide gain compensation for signal, which leads to a high conversion gain and a low NF.
Two mixing switches are embedded into the current mirror loop composed of M 5 $M 10 . The output current signals of LNA I RFþ and I RFÀ are delivered to the input of the mixer, the switching state of the mixers are controlled by local oscillator signals LO_I and LO_Q so as to realize the function of frequency conversion. Thus a I/Q orthogonal receiving structure with fully differential topology comes out, which not only helps depressing the image frequency signal, but reduces 1=f noise and LO-leakage. The degeneration inductors (L s3 , L s4 ) and capacitors (C s1 , C s2 ) are used to reduce the noise contribution of the current mirror pair (M 5 , M 6 ) [10]. These inductors are achieved by bond wires bringing about the decrease of the chip area. R L1 $ R L4 and C L1 $ C L4 compose the loads with filter function to turn the current signals to the voltage signals for the next stage.
3 Circuit design and performance improvement 3.1 Input impedance optimization In Fig. 1 , All parasitic capacitors expect the gate-source capacitors of M 1 and M 2 can be ignored for simplicity. The input impedance of the proposed circuit can be simplified as Eq. (1), where C gs1 is the gate-source equivalent capacitor of M 1 , g m1 is the trans-conductance of M 1 , L s1 is the source degenerated inductor, L g is the gate inductor, respectively.
It is noted that L g and L s1 (L s1 ¼ L s2 ) should be assigned carefully to make the input matching network resonant at operating frequency ! 0 .
LNA key indicators improvement
A simple noise analysis of the single-ended LNA is shown in Fig. 2 . C Y is equivalent capacitor at the node Y. All noise sources of the first part can be derived as input-referred voltage and current noise sources, and noise derivation for the second part is focused on C Y which is the major factor on noise contribution.
Refer to typical noise factor formula of the cascode amplifier [11], the noise factor of the LNA can be expressed as (2),
where V 2 g1 and I 2 g1 is the equivalent noise of the input MOSFET M 1 . R s represents the input voltage source resistance, ! T ¼ g m =C gs , g d03 is the zero-bias drain conductance of M 3 and 3 is the bias-dependent factor. A larger trans-conductance and a smaller gate-source equivalent capacitor of the input MOSFET are needed to reduce the noise factor.
Moreover, an inductor L add is introduced into the capacitive cross-coupling topology to help reducing the effect of gate-source equivalent capacitors. As shown in Fig. 3(a) , the input admittance at node Y is given by Y ¼ G m,eff ðj!Þ þ jB m,eff ðj!Þ, where the effective trans-conductance of common gate stage is written as (3),
and the imaginary part can be derived as (4),
where other parasitic capacitances are neglected. The NF of the LNA can be expressed as (5),
from Eq. (5), when B eff equals to zero, the capacitive effect at node Y can be eliminated, and the NF will be minimized. Therefore, a proper value of L add can be chosen as (6) which makes B eff tending to zero at the operating frequency ! 0 .
The noise performance against a frequency range of 1.0∼2.0 GHz are shown in Fig. 3(a) . Comparing with a typical cascode LNA under same power consumption, the NF of the proposed LNA is reduced to 0.963 dB at 1.561 GHz. The NF is distinctly improved since inductors L add are adopted. The LNA acts as an active balun, Fig. 3(b) gives the phase error and the gain error of the output differential signals. Simulated results show that phase and gain error are acceptable. 
Mixer key indicators improvement
Mixer is a kind of nonlinear time-varying circuit, relying on the internal nonlinear circuit to complete the function of the frequency conversion. The linearity of the mixer depends on the nonlinearity introduced by the mixing switch. And it could obtain a higher linearity at a low power consumption, especially reduce the effects of 1/f noise as much as it can work under the difference LO control, compared with active mixers. However, the existing passive mixers have poor noise performance in default of gain. For the purpose of guaranteeing the mixer linearity and further reducing the circuit noise, a structure that embedding the mixing switch in the proportional amplifier current mirror is designed.
The equivalent side circuit of the current-mode mixer in Fig. 1 is shown in Fig. 4 , and the preceding stage LNA is expressed as the trans-conductance tube M lna for simplicity. In the following analysis, only the channel and the current thermal noises are taken into account. Then the total output noise v 2 n,out can be given by (7),
where g mn (n ¼ ln a, 5, 9, 11, 14) are the trans-conductance parameters of each MOS, N is the multiple value of the current mirror, R sw is the equivalent resistance of mixing switch. According to Equation (7), the largest contribution to the output noise is the second part, and the noise attributed to M 5 is magnified N times by the current mirror. Therefore the value of g m5 should be decreased in order to reduce the output noise. In order to reduce g m5 , on the one hand the channel length L of M 5 can be increased; on the other hand, the source degradation technique can be adopted, such as adding the LC resonance loop in the source of the M 5 comprised by C s1 , C s2 , L s3 and L s4 in Fig. 1 . Thus the equivalent trans-conductance can be expressed as Moreover, the circuit has good performance on the LO isolation compared with traditional mixers. Owing to the current-mode of RF front-end, better LO-to-IF isolation can be acquired through the current mirrors. Yet the LO-to-RF signal is well isolated by the capacitance cross coupling CG structure of the LNA.
Results and discussion
The LNA-Mixer with the proposed architecture was implemented in a standard 0.18 µm CMOS process, shown in Fig. 5(a) with core size of 0:745 Â 0:525 mm 2 .
For testing convenience, the chip was bond on a PCB directly and tested with the cables. The entire circuit consumes 8 mW with a low power supply of 1.2 V. The NF against frequency response of the LNA-Mixer is shown in Fig. 5(b) .
It is obvious that the conversion gain of the LNA-Mixer is close to 40 dB with bandwidth of 10 MHz for IF band or baseband application, when the LO power level is 0 dBm, shown in Fig. 6(a) . The proposed active current-mirror technology in the mixer can provide a high current gain, which is sufficient for the system requirements.
The input S-parameter (S 11 ) is given as Fig. 6(b) . The result shows that S 11 of the LNA-Mixer is less than −18 dB over a frequency range of 1.5∼1. 6 GHz. An appropriate input matching network guarantees well performance of S 11 and NF. The comparison with previously published works is presented in Table I . References [7, 8, 12 ] are better than the circuit designed on the noise performance, but their bandwidth and power consumption are not so good as this work. The LNA-Mixer designed is used not only for navigation receiver but also for the receiving of other satellite signals in 1.5∼1.6 GHz band range. Therefore the matching band width of the circuit is wider than the circuits in the references. In the meantime, a compromise has been made to ensure that the bandwidth, gain, area and power consumption of the circuit are applied in many aspects.
It is obvious that the power consumption and chip area was significantly reduced by the use of the proposed technologies while other performances were kept at a high level. 
Conclusion
In this letter, a current-mode LNA-Mixer with current-reuse architecture is presented. The proposed LNA-Mixer is implemented in 0.18 µm CMOS process with the core size of 0:745 Â 0:525 mm 2 , which obtains a minimum NF of 3.1 dB, a maximum linear input power (P 1-dB ) of −31.6 dBm, an input S-parameter (S11) less than −18 dB over 1.5∼1.6 GHz, a conversion gain of almost 40 dB with 10 MHz bandwidth and power consumption of 8 mW at 1.2 V power supply. The proposed LNA-Mixer can be used to make a low noise, low-power and compact RF front-end receiver. The receiver can be integrated into portable and wearable equipments applied to wireless communication and satellite navigation system.
